



# ASML

## **EUV Lithography for cost effective extension of Moore's law**

**Semicon Taiwan**  
*Taipei*

**Sept 6<sup>th</sup>, 2013**


**Kars Troost, PhD**  
*Senior Product Manager EUV*

# Eleven NXE:3300B systems in various states of integration

**ASML**

Public

Slide 2



## Presentation Outline

- **Why EUV**
- **EUV status**
- **EUV challenge**

## Presentation Outline

- **Why EUV**
  - Lower cost
  - Shorter cycle times
  - Higher Fab capacity
  - Continued scaling
  - Improved electrical performance
- EUV roadmap, scanner & source status
- EUV challenges

# Industry roadmap towards < 10 nm resolution


Lithography roadmap supports continued shrink

ASML


Public

Slide 5


Resolution / half pitch, "Shrink" [nm]










## Cost scaling becomes greater concern with shrinks below 28nm



### Crossover of Transistor Cost



Sources: nVidia, ITPC, Nov, 2011  
Broadcom, IMEC, may 2012  
GF, ISS, Jan 2013




# EUV reduces Cost and Cycle Time vs. Multiple Patterning

**ASML**

Public

Slide 7




Relative to EUV	LE <sup>2</sup>	SADP	SAQP
Process Steps	x2	x4	x5
Process Cost	+10%	+30~50%	+>50%
Cycle Time	x2	x4	x5


LE = Litho-Etch, n = number of iterations

SADP = Self Aligned Double Patterning

SAQP = Self Aligned Quadruple Patterning



# Litho Cost back to normal trend with EUV > ~70 W/hr








# EUV increases Fab capacity for Litho ~2x


Larger footprint required to support Multi Patterning schemes

**ASML**

Public


Slide 9






# Only EUV enables 50% Scaling for the 10 nm node

Layout restrictions and litho performance limit shrink to ~25% using immersion



Source: ARM, Scaled 20nm flip-flop design




# EUV Electrical Performance distribution tighter

**ASML**

Public


Slide 11



## Presentation Outline

- Why EUV
- **EUV status**
  - Scanner
  - Source




EUV challenges




# NXE:3300B imaging and overlay beyond expectations

matched overlay to immersion ~3.5nm

## Scanner qualification





## Scanner capability




Single exposure

EUV Spacer



XT:1950i reference wafers  
EEXY sub-recipes  
18par (avg. field) +  
CPE (6 par per field)






# NXE technology roadmap has extendibility to <7nm

**ASML**

Public


Slide 14

		NXE:3300B NXE:3350B				Under study			
Resolution [nm]		32	27	22	16	13	10	7	<7
Wavelength [nm]		13.5							
Lens	NA	0.25		0.33		0.33NA DPT		0.45-0.60 DPT	
						0.45		0.60	
	flare	8%		6%		4%			
Illumination		coherence		$\sigma=0.5$	$\sigma=0.8$	$\sigma=0.2-0.9$	FlexPupil	Extended FlexPupil reduced pupil fill ratio	
Overlay	DCO [nm]	7	4.0	3.0	1.5	1.2	1.0		
	MMO [nm]	-	7.0	5.0	2.5	2.0	1.7		
TPT (300mm)	Dose [mJ/cm²]	5	10	15	15	20	20		
	Power [W]	3	10 - 105	80 - 250	250	250	500		
	Throughput [w/hr]	-	6 - 60	50 - 125	125	125	165		



pupil fill  
defined by  
bright fringes  
the pupil







# EUV enables aggressive shrink on 2D logic

*shrink possible beyond N7 node requirement*


**ASML**

Public

Slide 15





\* using high dose resist @ ~50mJ




# NXE:3300B FlexPupil enhances process window

*Enabling further shrink at 0.33-NA*

Custom pupil definition enabled by  
mirror addressing programmability



Simulations by Tachyon SMO NXE




# EUV Source:


*Cross-section & key performance parameters*

**ASML**

Public



Slide 17






## Two EUV source operating modes

- CO<sub>2</sub> laser pulse converts Tin (Sn) droplets into plasma emitting 13.5nm EUV
- Pre-Pulse (PP) increases Conversion Efficiency (CE) by “puffing up” the droplet

<u>NoMo</u>		<ul style="list-style-type: none"><li>• CE ~ 1%</li><li>• Self-timed / simple</li><li>• No control</li><li>• <b>Power ~ 10W</b></li></ul>
<u>MoPA-PP</u>		<ul style="list-style-type: none"><li>• CE ~ 3-4%</li><li>• Yet more complex</li><li>• Complete control</li><li>• <b>Roadmap to &gt; 250W</b></li></ul>






# Pre-Pulse – Key to scaling EUV source power

## *Higher Conversion Efficiency by droplet pre-puffing: MOPA+PP*


**ASML**

Public

Slide 19



- *Droplet conditioning is required to scale EUV power*
- *Pre-puffed droplet provides better overlap with CO<sub>2</sub> main pulse heating beam*





# EUV Source Power Progress reaching 55 W

Supporting 43 Wafers/hr; 250 W target to be reached in 2015

**ASML**

Confidential


Slide 20



**At 55 W, 1 run:**  
97.5% of the dies < 0.5% dose

**At 40 W, 6 runs:**  
99.99 of the dies < 0.2% dose,

7 one hour runs total representing  
~ 250 exposed wafers @ 15 mJ/cm<sup>2</sup>



# Roadmap to 250W EUV source power


*Further pre-pulse development demonstrated Conversion Efficiency (CE) > 3%*

**ASML**


Public

Slide 21



High rep-rate laser with 10ns pulse duration




**EUV: 2.4mJ**  
**Rep rate: 60kHz**  
**CO<sub>2</sub>: 18.3kW**  
**EUV: 115W**  
  
**CE: 3.1% - 3.4%**



Low rep-rate laser with 150ps pulse duration




**Instantaneous CE: > 5%**  
**Integral CE (max): 4.5%**




## Presentation Outline

- Why EUV
- EUV roadmap, scanner & source status
- **EUV challenge**
  - Defectivity

*ASML achieved 10x per year improvement for pellicle-less operation  
(pellicle would reduce defect requirements substantially)*




## EUV Reticles (13.5nm)






# The mask defect challenge

*EUV pellicle considered as backup with minimum transmission and imaging loss*





- Target full size
  - 110x144 mm<sup>2</sup>
- Transmission:
  - Required >90%
  - Achieved ~80%



Wafer with 80\*80 mm<sup>2</sup> membrane

## EUV Reticles (13.5nm)






## Conclusions

**ASML**

Public

Slide 25

- EUV at  $> 70$  WpH enables cost-effective shrink roadmap
  - Especially so for (random) 2D structures
- EUV maximizes Fab output and minimizes WIP and cycle time
- EUV performance meets customer requirements for 1x node
  - Roadmap for further performance improvement in place (Overlay, Imaging)
- EUV economics is gated by source power and collector lifetime roadmaps
  - Roadmap to 250W EUV source power in place
  - Collector cleanliness by debris mitigation and in-situ cleaning being targeted
- EUV mask defectivity improvement by 10x/year achieved over past years
  - Continuation of this trend targeted, pellicle developed as backup solution



## Acknowledgements

**ASML**

Public


Slide 26

The work presented today, is the result of hard work and dedication of teams at ASML and many technology partners worldwide including our customers

Special thanks to our partners and customers for allowing us to use some of their data in this presentation

ASML and partners are grateful to the Dutch, German Flemish and French governments for their financial contributions and to the CATRENE organization





# Acknowledgement

**ASML**

Public

Slide 27

Special thanks to:

Rudy Peeters<sup>a</sup>, Sjoerd Lok<sup>a</sup>, Martijn van Noordenburg<sup>a</sup>, Noreen Harned<sup>a</sup>, Carmen Zoldesi<sup>a</sup>, Peter Kuerz<sup>b</sup>, Martin Lowisch<sup>b</sup>, Henk Meijer<sup>a</sup>, David Ockwell<sup>a</sup>, Daniel Smith<sup>a</sup>, Eelco van Setten<sup>a</sup>, Paul van Adrichem<sup>a</sup>, Alberto Pirati<sup>a</sup>, Robert Kazinczi<sup>a</sup>, Judon Stoeldraijer<sup>a</sup>, Herman Boom<sup>a</sup>, Frank Driessen<sup>a</sup>, Keith Gronlund<sup>c</sup>, Gary Zhang<sup>c</sup>, James Koonmen<sup>c</sup>, Hans Meiling<sup>a</sup>, Ron Kool<sup>a</sup>

<sup>a</sup>ASML Netherlands B.V., De Run 6501, 5504 DR Veldhoven, The Netherlands

<sup>b</sup>Carl Zeiss SMT AG, 73446 Oberkochen, Germany

<sup>c</sup>ASML Brion, 4211 Burton Drive, Santa Clara (CA) 95054